



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> :  H01L 27/02, G11C 5/00		A1	(11) International Publication Number: <b>WO 00/38234</b>
			(43) International Publication Date: 29 June 2000 (29.06.00)
(21) International Application Number: PCT/NO99/00365		(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 3 December 1999 (03.12.99)			
(30) Priority Data:  19985707 4 December 1998 (04.12.98) NO			
(71) Applicant (for all designated States except US): THIN FILM ELECTRONICS ASA [NO/NO]; P.O. Box 1872 Vika, N-0124 Oslo (NO).			
(72) Inventors; and		Published	
(75) Inventors/Applicants (for US only): GUDESEN, Hans, Gude [NO/BE]; Rue Fulton 17, B-1000 Bruxelles (BE). NORDAL, Per-Erik [NO/NO]; Båstadryggen 19, N-1387 Asker (NO). LEISTAD, Geirr, I. [NO/NO]; Jongsstubben 19, N-1337 Sandvika (NO). BERGGREN, Rolf, Magnus [SE/SE]; Bergbadsvägen 14, S-590 77 Vreta Kloster (SE). KARLSSON, Johan, Roger, Axel [SE/SE]; Stenhogsvägen 168, S-589 27 Linköping (SE). GUSTAFSSON, Bengt, Göran [SE/SE]; Trumslagaregatan 33, S-582 16 Linköping (SE).		With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments. In English translation (filed in Norwegian).	
(74) Common Representative: LEISTAD, Geirr, I.; Opticom ASA, P.O. Box 1872 Vika, N-0124 Oslo (NO).			
(54) Title: SCALABLE DATA PROCESSING APPARATUS			
(57) Abstract			
<p>In a scalable data processing apparatus, particularly a data storage apparatus, one or more thin-film devices which form a substantially planar layer comprise a plurality of sublayers of thin film. Two or more thin-film devices are provided as an integrated stack of the substantially planar layers which form the thin-film devices, such that the apparatus thereby forms a stacked configuration. Each thin-film device comprises one or more memory areas which form matrix addressable memories and additionally circuit areas which form electronic thin-film circuitry for controlling, driving and addressing memory cells in one or more memories. Each memory device has an interface to every other thin-film device in the apparatus, said interfaces being realized with communication and signal lines as well as supporting circuitry for processing extending vertically through dedicated interface areas in the thin-film device.</p>			

***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## Scalable data processing apparatus

The present invention concerns a scalable data processing apparatus, particularly a data storage apparatus, comprising one or more thin-film devices which form a substantially planar layer generated by a number of 5 sublayers of thin film, wherein the sublayers of thin film comprise electrical isolating and/or conducting and/or semiconducting structures and structures with information storage capability realized in a thin-film material in a sublayer, wherein the structures register with or contact electrically other structures of this kind in adjacent sublayers for realizing active and passive 10 electronic circuits elements or logic cells in the thin-film device, wherein the active and passive circuit elements in a thin-film device are realized with a three-dimensional architecture and extend through two or more sublayers, wherein the circuit elements are electrically connected by horizontal 15 electrical conducting structures in one or more sublayers and vertical electrical conducting structures extending through one or more of the sublayers, and wherein two or more thin-film devices are provided as an integrated stack of the substantially planar layers which form the thin-film devices, such that the apparatus forms a stacked configuration.

It is known in the art to create memory devices in the form of thin-film 20 circuits in stacked configurations and wherein a memory device additionally may be combined with processors for controlling, driving and addressing the memory, but then with the latter realized in inorganic semiconducting materials, either in the form of single crystal rigid substrates and/or thin-film provided on a carrier substrate which very well may be exceptionally thin, for 25 instance formed as films of silicon dioxide. A complete memory device with processing circuits is created by juxtaposition of the layers and often with transfer of the thin-film circuits by means of special methods. In order to provide interconnections between the layers viz. through set of holes in the layers are used and possibly combined with evaporation of metal in order to 30 create the necessary current paths. Further there is from PCT/NO99/00180 which belongs to the present applicant and which hereby is incorporated by reference, known an integrated scalable data processing device which forms a complete computer with a mass memory and a combined processor and memory module wherein either in separate processor layers or separate 35 memory layers or combined processor and memory layers are provided so-called intelligent random access memories (IRAM) and processors which

realize the CPU function of the computer or which realize control and communication functions in the computer. In order to provide short current paths three-dimensional electrical structures are used to create interconnections between components in the separate layers and between the 5 layers mutually. The whole data processing device is provided on a substrate which contains further high-speed processing circuits for control and communication purposes, these being realized with inorganic semiconducting materials in conventional technology, while the different layers of the data processing device otherwise wholly are realized in thin-film technology 10 whether they concern processors or memories.

Even though in the art known devices for data processing and storage based on the use of thin-film technology carry a number of advantages with regard to speed and functionality, they are for purely storage purposes often very costly and can particularly be complicated to produce. An effective memory 15 management further requires a substantial processing capacity, for instance for control, communication and addressing, dedicated circuits for these purposes often being assigned a large memory or several separate memories with large storage capacity.

The main object of the present invention is to provide a scalable data 20 processing apparatus, particularly a data storage apparatus which is relatively simple and inexpensive to make and which in principle allows for almost unlimited scaling of the data storage capacity without the management and operation of the memory becoming complicated.

A further object of the invention is to realize a scalable data processing 25 apparatus, particularly a data storage apparatus substantially in thin-film technology which allows implementation of supporting functions for control and addressing of memories realized in thin-film technology, the electronic circuits for the mentioned purposes to be integrated with memories in the thin-film device.

30 Finally it is also an object of the present invention to realize a volumetric data storage device with large storage density, fast data access and high data transfer rate, optionally combined with parallel input of data in the data memory and fast parallel readout of data therefrom.

The above-mentioned and other objects are achieved according to the invention with a scalable data processing apparatus, particularly a data storage apparatus, which is characterized in that each thin-film device comprises one or more memory areas which form one or more matrix addressable memories, each with a memory medium in a sublayer in contact with a first electrode set in the form of stripe-like parallel electrical conducting structures or electrode structures and a second electrode set in the form of corresponding electrode structures oriented substantially orthogonal to the electrode structures in the first electrode set, the electrode sets 5 respectively being provided in respective further sublayers adjacent to said sublayer on each side thereof, whereby addressable memory cells are created in the memory medium at the crossings between the electrode structures in the first and the second electrode set, that each thin-film device further comprises circuit areas which form electronic thin-film circuitry for 10 controlling, driving and addressing the memory cells in one or more memories, said electronic circuitry being connected with electrode structures in respective the first and the second electrode set in a memory over current paths which are formed as electrical conducting structures in substantially the same sublayers wherein the electrode sets are provided, and that each thin-film device has a respective interface to every other thin-film device in the apparatus, said interfaces being realized with communication and signal lines 15 and supporting circuitry for processing which extends vertically through respective dedicated interface areas in the thin-film device.

In an advantageous embodiment of the apparatus according to the invention 20 the memory medium in one or more memories comprises materials selected among molecular materials in the form of monomers, oligomers or polymers, carbon-containing materials in inorganic or organic form, or a juxtaposition or mixture of such materials. In this connection it is preferred that the memory medium comprises a memory material which in a memory cell 25 provides a non-linear current/voltage characteristic, said non-linear current/voltage characteristic being generated by inorganic or organic diodes or a threshold-switchable material.

In another advantageous embodiment of the apparatus according to the invention 30 the memory medium comprises a switchable material, said switchable material being a non-volatile material, selected as respectively a ferroelectric material or a charge transfer organic complex, or the memory 35

medium can be switchable and have a non-linear current/voltage characteristic.

Advantageously can according to the invention the electronic circuitry comprise inorganic and/or organic semiconducting materials.

5 In an advantageous embodiment of the apparatus according to the invention the interface areas in one or more thin-film devices are provided integrated in an edge portion of this or these, said edge portions in the latter case registering mutually. In this connection it is preferred that the interface area in an edge portion additionally comprises an I/O interface for the respective  
10 thin-film device or optionally the apparatus as a whole, and implements functions for data and signal communication with external and/or peripheral devices.

Advantageously can in the apparatus according to the invention the thin-film device or the stacked configuration of such devices be that the thin-film  
15 device or the stacked configuration of such devices be provided on a substrate which comprises active electronic circuits for implementing additional control, driving and communication functions in the apparatus, each thin-film device being connected with a circuit over a separate interface area which in each case extends vertically through the thin-film devices  
20 which are located between a thin-film device in question and the substrate. In this connection it is preferred that the substrate comprises an interface portion that the substrate comprises an interface portion which extends substantially horizontally in the substrate and parallel to and adjacent to the thereabove provided thin-film device and which is electrically connected  
25 with the interface portions in thin-film device or the thin-film devices provided above the substrate, and particularly it is preferred that the interface portion that the interface portion further comprises an I/O interface for the apparatus as a whole, said I/O interface implementing functions for data- and signal communication with external and/or peripheral devices.  
30 It is then also advantageous that the substrate is made in a semiconducting material, particularly an inorganic single crystal semiconducting material and even more particularly such a single crystal semiconducting material of silicon, and particularly it is in this connection preferred that the electronic circuits in the substrate are realized in CMOS technology. Further it is in this  
35 connection preferred that electrical connections between the electronic

circuits in the substrate and its interface portion or over this interface portion to the interface areas in the above-lying thin-film devices are realized as CMOS-compatible metallic interconnections.

In an advantageous embodiment of the apparatus according to the invention  
5 wherein the apparatus comprises two or more thin-film devices, the thin-film devices are substantially conformal in the plane and provided mutually registering in the stacked configuration. In this connection it is preferred that one or more separation layers are provided interfoliated between adjacent thin-film devices and implementing either separately or in selected  
10 combinations respectively an electrical, thermal, optical or mechanical isolating function or a planarizing function, said interface areas in the respective thin-film devices in each case being electrically connected over vias in a respective separation layer.

In another advantageous embodiment of the apparatus according to the invention, wherein the apparatus comprises two or more thin-film devices, the thin-film devices are provided mutually staggered in the stacked configuration. In this connection it is preferred that one or more separation layers are provided interfoliated between adjacent thin-film devices and separately or in selected combinations implement respectively an electrical,  
20 thermal, optical or mechanical isolating or planarizing function, and that separation layers only are provided in the overlapping portion of two adjacent thin-film devices, the interface areas of the respective thin-film devices being provided above exposed surface portions of the thin-film devices in staggered area thereof, such that the separation layers between the  
25 thin-film devices form an unbroken layer without vias for electrical connections between the separate thin-film devices.

Finally can the apparatus according to the invention advantageously be provided on a carrier substrate formed of a foil-like material or a rigid material such as silicon, said carrier substrate in each case being provided adjacent to the lowermost thin-film device in the stacked configuration or an optionally provided substrate with electronic circuits.

The scalable data processing apparatus, particularly data storage apparatus according to the invention, shall now be discussed in more detail in the following with reference to exemplary embodiments and the accompanying drawings, wherein  
35

fig. 1a shows a plan view of a thin-film device used in the apparatus according to the present invention,

fig. 1b a section through a first embodiment of the thin-film device in fig. 1a, taken along the line A-A,

5 fig. 1c a section through a second embodiment of the thin-film device in fig. 1a, taken along the line A-A,

fig. 2a a plan view of a third embodiment of the thin-film device used in the apparatus according to the present invention,

10 fig. 2b a section through the thin-film device in fig. 2a, taken along the line B-B,

fig. 3a a fourth embodiment of the thin-film device used in the apparatus according to the present invention.

fig. 3b a section through the thin-film device in fig. 3a, taken along the line C-C,

15 fig. 3c another section through the thin-film device in fig. 3a, taken along the line D-D,

fig. 4 schematically and in perspective an embodiment of a matrix-addressable memory as used in the thin-film device in one of the figures 1-3,

20 fig. 5a a plan view of the matrix-addressable memory in fig. 4 connected with an active electronic circuit in a thin-film device as shown in one figures 1-3,

fig. 5b a schematic section through the memory in fig. 5a, taken along the line E-E,

25 fig. 6a a first embodiment of the apparatus according to the present invention,

fig. 6b a second embodiment of the apparatus according to the present invention,

fig. 6c a third embodiment of the apparatus according to the present invention,

fig. 7 a fourth embodiment of the apparatus according to the present invention,

fig. 8a and 8b variants of a fifth embodiment of the apparatus according to the present invention,

5 fig. 9 schematically the joining of sublayers in thin-film technology into a thin-film device as used in the present invention and the joining of several such thin-film devices into an apparatus according to the invention, and

fig. 10 schematically a preferred embodiment of the apparatus according to the present invention exploded in its main components.

10 The main object of the present invention is to provide a data storage device and the apparatus according to the invention will hence in the following be regarded to realize a memory device and be termed as "apparatus". The basis of the present invention is that the apparatus can be realized in the form of mutually adjacent and substantially parallel stacked layers, each of these 15 stacked layers being formed as a thin-film device which in its turn is composed of a plurality of sublayers of thin film with specific and different functions and possibly made of different materials.

A thin-film device 1 as used in the present invention is shown in plan view in fig. 1a. The thin-film device 1 is organized respectively in a circuit area 2, 20 memory areas 3 and an interface area 4. In fig. 1b there is shown a section through the thin-film device in fig. 1c taken along the line A-A. The memory areas 3 which contain memories 3' realized in thin-film technology, are here shown provided within the circuit area 2 which contains thin-film based electronic circuitry for implementing control, communication and addressing 25 functions for the memories. Depending on the memory type the addressing function will for instance comprise writing, reading and erasing in the memory, as well as communication to and from the memory over the interface area 4. Fig. 1c shows a section through the thin-film device in fig. 1a, also taken along the line A-A, but here in another embodiment than that 30 in fig. 1b, the memory areas 3 here being shown with vertically stacked thin-film memories 3' in the circuit area 2, but mutually isolated by electrical isolating layers 5. It is in this connection to be understood that also each separate memory 3' of course is constituted by a number of separate sublayers, such as will be discussed in more detail in the following, and

further the not in particular shown electronic circuitry in the circuit area 2 over the interface area 4 not only is used for controlling and addressing of memories in the separate thin-film device, but also communicates with corresponding circuitry and other memories in adjacently provided thin-film devices 1.

It is the circumstance that each separate thin-film device 1 is composed of a large number of sublayers, typically for instance several tens, while the separate memory 3' does not need to comprise more than four to five sublayers, which allows several memories to be stacked, either vertically as shown in fig. 1c or in another advantageous embodiment as shown in plan view in fig. 2a and in fig. 2b taken in section along the line B-B in fig. 2a. Here the separate memories 3' in the thin-film device 1 again are provided stacked, but mutually staggered. In fig. 2a and 2b there are shown four memory stacks with four memories 3' and mutually isolated by electrical isolating layers 5. Only respectively the lowermost and the uppermost memory in each stack are indicated with the reference number 3'.

Another embodiment of the thin-film device 1 as used in the present invention is shown in fig. 3a which substantially corresponds to the embodiment in fig. 2a and with the memory stacks created with the memories staggered, but now along a diagonal line such the stack appears as shown in plan view in fig. 3a, in section in fig. 3b taken along the line C-C in fig 3a, and in section in fig. 3c taken along the line D-D in fig. 3a. An arrangement of the memory in the stack as shown in respectively fig. 2a and fig. 3a can be advantageous with regard to better exploitation of the real estate in the circuit area 2, while the staggering can simplify the interconnection between memories and electronic circuitry in the circuit area 2. It is of course to be understood that the mutual arrangement of the memories 3' in the memory area 3 in the circuit area 2 essentially is not limited to some specific geometry, but may be varied within boundaries given by the embodiment and the form factor of the thin-film device 1.

Fig. 4 shows schematically the embodiment of an essentially passive matrix addressable memory 3'. A memory of this kind is for instance disclosed in PCT/NO98/00185 which belongs to the present applicant and which hereby is incorporated by reference. In fig. 4 a memory medium 6 is provided in sandwich with respectively an underlying electrode set consisting of parallel

stripe electrodes 7 and an overlying electrode set consisting of parallel stripe electrodes 8. By applying a voltage to respectively an underlying and an overlying electrode 7;8, there will in a memory medium 6 at the crossing between the electrodes be obtained a change of state which for instance can be expressed by change in the impedance in the memory medium. The memory medium 6 itself will preferably be made of a molecular material, or a carbonaceous inorganic or organic material. Usually it will be desirable that the memory medium shall have a non-linear impedance characteristic, and by addressing a not shown memory cell formed in the crossing between an underlying electrode 7 and an overlying electrode 8, it will be desirable to prevent the generation of so-called sneak currents to other memory cells in the memory matrix. This can advantageously be achieved by providing the memory medium with rectifying properties, preferably by incorporating a layer which forms a diode junction or by the memory medium 6 itself spontaneously forming a diode junction with the electrode material.

If the memory material 6 is a polymer, its information storage capability can depend on a change of an impedance value thereof under applied electric current or voltage and keeping this changed impedance value also after the current or voltage has been turned off. The memory can also be a switchable material, for instance a ferroelectrical material in the form of a polymer, the polarization state of which then could represent a determined logic state, or a charge transfer metal organic complex such as M(TCNQ). Generally there is in the art known a number of different memory materials which may be used in matrix-addressable memories and there shall in this connection for instance be referred the above-mentioned publication PCT/NO98/00185. In fig. 4 the memory is provided in sandwich, but this is, however, no condition and it is wholly possible to employ another electrode configuration, for instance a bridge configuration as disclosed in PCT/NO98/00212 which belongs to the present applicant and where the underlying electrode 7 and the overlying electrode 8 will be mutually isolated in a crossing and the memory material 6 provided over the electrodes, something which, of course, requires that the memory material must have the properties which ensure its information storage capability also in such a case. Typically a memory material in this case may be a conjugated polymer.

The interconnection between the memory 3' an a circuit 9 in the circuit area 2 is shown schematically and in plan view in fig. 5a. Each of the electrodes 6,7 in the matrix is connected to the circuit 9 via word and bit lines 10. In a section taken along the line E-E in fig. 5a, the arrangement in fig. 5a formed 5 as sublayers s<sub>1</sub>-s<sub>8</sub> in the thin-film device 1 will appear as shown in fig. 5b, where are shown two stacked memories 3'<sub>1</sub>, 3'<sub>2</sub> and the circuit 9 which wholly are realized in a thin-film technology. Particularly it is to be observed that current paths and conductor paths for the memory 3', that is underlying 10 and overlying electrodes 7;8 as well as the lines 10 which connect the electrodes to the circuit 9, substantially all are provided in the same sublayer, here for instance s<sub>2</sub>, s<sub>4</sub>, s<sub>6</sub> og s<sub>8</sub>, something which will make it more easy to generate such current paths and conductor paths in the form of electrical conducting structures in one and the same sublayer, according to purpose.

Fig. 6a shows how several thin-film devices 1, in this case three, are joined 15 into a stacked configuration. As before are the circuit areas are denoted with 2 and the memory areas denoted with 3 and in the figures shown with mutual registration, but this is no condition. The interface area 4 is provided on the side of the circuit areas and registers correspondingly, the electrical connections between the thin-film devices 1 being indicated schematically 20 with arrows 4' and extending vertically through the interface area 4. Further the interface area 4 can be made with I/O interfaces 12 which connect the thin-film devices 1 with not shown external devices or peripheral devices for input and output of data.

Fig. 6b again shows the thin-film devices 1 in stacked configuration, but now 25 provided on a substrate 13 with active electronic circuits 14. This substrate can well be realized in an inorganic semiconducting material, for instance silicon or modifications of silicon, and the active electronic circuits for instance be realized in a CMOS technology. The active electronic circuits 14 in the substrate 13 are intended for control and communication tasks in the 30 management of memories in the thin-film devices and are adapted for co-operating with thin-film circuits in the circuit areas 2 of the thin-film devices 1. This will leave more room in the thin-film devices 1 for memory purposes, as the thin-film circuits in the circuit areas 2 in this case can be restricted to 35 that which is necessary in order to maintain an effective control and driving of the memory, while processing tasks, for instance with regard to parallel

input and output of data to the memory and for error correction, memory remapping etc. may be handled by processing devices implemented by the active electronic circuits 14 in the substrate. Vertical interconnections 4' in the interface area 4 in the stacked thin-film devices communicate with an 5 interface portion 15 on the substrate 13, and the electrical connection through this interface portion and between the circuits 14 and the vertical interconnections 4' can for instance be provided by metallic vias formed in the interface portion 15, but this must take place in a CMOS-compatible process if CMOS circuits are provided in the substrate. Instead of creating 10 the I/O-interface 12 in the interface area 4 in the stacked thin-film devices, this I/O-interface 12 may now be provided in connection with the interface 15 of the substrate.

Another embodiment of the apparatus according to the invention is shown in fig. 6c. Here as before are thin-film devices again provided in a stacked 15 configuration on the substrate 13, but instead of providing the interface area 4 of the thin-film devices 1 in an edge portion thereof, there are instead provided separate interface areas 4 in order to create vertical interconnections between the thin-film devices 1 and between these and the interface 15 in the substrate 13. This can in its turn contribute to a 20 topologically regarded advantageous layout of the circuit area in the separate thin-film device and reduce the need for horizontal current paths therein.

In a variant of the embodiment in fig. 6c the apparatus can be realized as shown in fig. 7. Here separation layers 16 are provided between each thin-film device 1, such as these layers for instance are known from NO patent 25 application no. 98 0781 which belongs to the present applicant and which is hereby incorporated by reference. These separation layers can either separately or in selected combinations implement for instance an electrical, thermal, optical or mechanical isolating function. In a stacked configuration they may also be used as planarization layers. When the interface areas 4 in 30 the thin-film devices 1 are provided as shown in fig. 7, this however presupposes that they are run through the separation layers 16 and this must be done by interconnections for instance in the form of vias in the separation layers, something which in regard to the isolating function may be detrimental and additionally also lead to cost-increasing fabrication steps.

One way to avoid this is to provide thin-film devices 1 as before in the stacked configuration, but now mutually staggered.

An embodiment of this is shown in fig. 8a where the thin-film devices once again are provided on a substrate 13 and mutually separated by separation layers 16, but where the interface area 4 is provided between the interface 15 in the substrate 13 and above the exposed steps in the thin-film devices on the side thereof. The interconnections between the thin-film devices 1 mutually or between these and the substrate 15 are schematically indicated by respectively horizontal and vertical interconnections 4'.

10 In the embodiment in fig. 8a may further a not shown carrier substrate be provided adjacent to thin-film device 1 on the opposite side of the stacked configuration. In the fabrication can then the arrangement of the thin-film devices 1 take place from the not-shown carrier substrate and upwards, whereafter the substrate 13 with active electronic circuits 14 is provided on

15 top of the stacked configuration as a last step in the fabrication process. This implies that the interconnections over the interface area 4 and to the interface portion 15 are realized after the placement of the thin-film devices 1 in a preceding fabrication step, something which in a number of cases may be advantageous both with regard to costs and a simplification in the creation of

20 the interconnections.

Fig. 8b shows an approximately corresponding embodiment to that in fig. 8a, with thin-film devices 1 provided mutually separated by separation layers 16 and once again provided staggered in a stacked configuration, such that the thin-film device 1 closest to the substrate 13 does not cover this wholly, but

25 forms a step down to the surface of the substrate. Then once again the interface area 4 may be provided above the stepped portions in the stacked configuration and interconnections between the thin-film devices 1 mutually or between these and the interface 15 in the substrate 13 extending horizontally and vertically over the steps in the stacked configuration.

30 Fig. 9 shows quite schematically how each separate thin-film device 1<sub>1</sub>; 1<sub>2</sub>; 1<sub>3</sub> are constituted by a number of sublayers, here shown as four layers s<sub>1</sub>-s<sub>4</sub>. Horizontal electrical interconnections can be created as an integrated part of a sublayer s by a conversion of thin-film material in this sublayer and

correspondingly can vertical electrical conducting interconnections be created through the sublayers  $s$  by registering portions of electrical conducting material in the thin film. Under particular conditions can such electrical conducting or semiconducting structures be generated *in situ* in an already formed thin-film stack or they can be generated separately in each 5 separate sublayer  $s$  which then is laminated or in another manner joined into a stack which forms a thin-film device 1. In PCT/NO99/00023 which belongs to the present applicant and which hereby is incorporated by reference, there is discussed a method for generation of horizontal and vertical electrical 10 conducting structures *in situ* by means of radiation, for instance light radiation or particle radiation for thus creating three-dimensional electrical conducting and semiconducting structures in a stacked thin-film device. The generation of such structures can however also take place by means of electric fields which are applied patterned to the separate sublayer  $s$  by means 15 of a special generator/modulator device, such this is discussed in PCT/NO99/00022 which belongs to the present applicant and which also shall be incorporated by reference.

The apparatus according to the present invention is shown exploded in its main components in fig. 10 where it appears with three thin-film devices  $1_1$ ; 20  $1_2$ ;  $1_3$  and the interface area 4 provided in an edge portion of the thin-film devices. The apparatus in fig. 10 is shown with the use of a substrate 13 which comprises not shown active electronic circuits and an interface 15 and also forms the I/O interface 12 for the whole apparatus. The use of a substrate 13 of this kind in the apparatus according to the present invention is 25 however no condition, and the stacked configuration of the thin-film devices 1 may just as well be provided on a passive carrier substrate only, for instance formed of a foil-like material or a rigid material such as silicon.

The embodiment in fig. 10 has similar features to corresponding 30 embodiments as shown in the above-mentioned international patent application PCT/NO98/00185. In this patent application are disclosed in more detail matrix addressable memory means which will be suited for use in the apparatus according to the invention and it is also disclosed how circuits can be realized in stacked thin-film layers and with three-dimensional topology. This can for instance concern diodes, transistors, complementary 35 transistor circuits and logic gates realized in thin-film technology, something which, however, shall not be discussed in more detail here. It is also to be

understood that memories in the separate thin-film device can be configured as one or more of a number of memory types, viz. RAM, ROM, WORM, ERASABLE or REWRITEABLE or combinations of such memories. Also this is disclosed in detail in the above-mentioned patent application and shall hence not be further described here.

Each thin-film device 1 in the apparatus according to the invention can be built upon a proprietary separation layer 16 before the joining into a stacked configuration takes place. The separate sublayers in a thin-film device 1 can have a thickness well below 1  $\mu\text{m}$ , for instance down to 0.1  $\mu\text{m}$ , which implies that a thin-film device 1 provided on a carrier substrate or a substrate which well could correspond to the separation layer 16, together with this will constitute a component with a thickness of for instance 20  $\mu\text{m}$  and may in that case comprise up to 100 sublayers, something which will be sufficient to realize relatively complicated electronic circuits in thin-film technology and simultaneously allow that tens of separate memories 3' can be stacked in each memory area 3. With a memory cell size of 1  $\mu\text{m}^2$  can then for instance a single memory of 1  $\text{cm}^2$  comprise  $10^8$  memory cells of this kind and consequently store at least  $10^8$  bit. A thin-film device the size of a credit card size will for instance comprise 40 such separate memories and hence store 0.5 Gbyte. When then the apparatus which for instance can be implemented as a PCMCIA-like card with 3 mm thickness, can comprise 100 stacked thin-film devices, it will be seen that the apparatus can store 50 Gbyte within the conditions given by the form factor. Further storage capacity can be obtained by better exploitation of the real estate of each thin-film device, that is increasing the dimensions of the memory areas 3, but also by a reduction in the size of the separate memory cell, as a size of at least down towards 0.25  $\mu\text{m} \times 0.25 \mu\text{m}$  seems realistic. In that case the storage capacity straightforwardly could be increased to 800 Gbyte, and it will be seen that the apparatus according to the present invention thus realized might implement a mass storage device or a hard disk replacement which could be used in most of today's personal computers or workstations.

Under the conditions which follows from a given data storage density, it would be seen that the total data storage density will be given by the form factor, the area and the thickness of the apparatus. Basically and practically scaling to a design storage capacity will take place by using a sufficient number of thin-film devices. Integrated in for instance a PCMCIA card type

3, the apparatus according to the invention could then replace a conventional hard disk memory in the card. Where a given standard does not place restrictions on the dimensions, could the apparatus according to the invention replace existing hard disk solutions in for instance personal computers and 5 suitably scaled offer mass storage capacity in the Tbyte range.

Finally it shall be remarked that even though the apparatus according to the invention is realized in planar stacked configuration, it may also be thinkable that the stacked configuration has been formed with deviant geometries. As the thin films are made in a flexible material and if a substrate with active 10 circuits and based on inorganic semiconductors is not used, but for instance only a flexible carrier substrate in a form of foil-like material, it is thinkable that the whole apparatus for instance may be rolled up into a cylinder or pipe like configuration if this was advantageous for the purpose. In any case it is evident that an apparatus according to the invention realized in flexible 15 materials can be incorporated in other objects where the requirement for planeness or stiffness no longer is unavoidable and hence be used for implementing applications in completely different circumstances than those which are regarded to fall within the scope of conventional computer technology.

## PATENT CLAIMS.

1. Scalable data processing apparatus, particularly a data storage apparatus, comprising one or more thin-film devices which form a substantially planar layer generated by a number of sublayers of thin film,  
5 wherein the sublayers of thin film comprise electrical isolating and/or conducting and/or semiconducting structures and structures with information storage capability realized in a thin-film material in a sublayer, wherein the structures register with or contact electrically other structures of this kind in adjacent sublayers for realizing active and passive electronic circuits  
10 elements or logic cells in the thin-film device, wherein the active and passive circuit elements in a thin-film device are realized with a three-dimensional architecture and extend through two or more sublayers, wherein the circuit elements are electrically connected by horizontal electrical conducting structures in one or more sublayers and vertical electrical conducting  
15 structures extending through one or more of the sublayers, and wherein two or more thin-film devices are provided as an integrated stack of the substantially planar layers which form the thin-film devices, such that the apparatus forms a stacked configuration, characterized in that each thin-film device comprises one or more memory areas which form one or more matrix  
20 addressable memories, each with a memory medium in a sublayer in contact with a first electrode set in the form of stripe-like parallel electrical conducting structures or electrode structures and a second electrode set in the form of corresponding electrode structures oriented substantially orthogonal to the electrode structures in the first electrode set, the electrode sets  
25 respectively being provided in respective further sublayers adjacent to said sublayer on each side thereof, whereby addressable memory cells are created in the memory medium at the crossings between the electrode structures in the first and the second electrode set, that each thin-film device further comprises circuit areas which form electronic thin-film circuitry for controlling, driving and addressing the memory cells in one or more  
30 memories, said electronic circuitry being connected with electrode structures in respective the first and the second electrode set in a memory over current paths which are formed as electrical conducting structures in substantially the same sublayers wherein the electrode sets are provided, and that each thin-film device has a respective interface to every other thin-film device in the apparatus, said interfaces being realized with communication and signal lines  
35

and supporting circuitry for processing which extends vertically through respective dedicated interface areas in the thin-film device.

2. Apparatus according to claim 1,

characterized in that the memory medium in one or more memories comprises materials selected among molecular materials in the form of monomers, oligomers or polymers, carbon-containing materials in inorganic or organic form, or a juxtaposition or mixture of such materials.

3. Apparatus according to claim 2,

characterized in that the memory medium comprises a memory material which in a memory cell provides a non-linear current/voltage characteristic, said non-linear current/voltage characteristic being generated by inorganic or organic diodes or a threshold-switchable material.

4. Apparatus according to claim 1,

characterized in that the memory medium comprises a switchable material, said switchable material being a non-volatile material, selected as respectively a ferroelectric material or a charge transfer organic complex.

5. Apparatus according to claim 1,

characterized in that the memory medium is switchable and has a non-linear current/voltage characteristic.

20 6. Apparatus according to claim 1,

characterized in that the electronic circuitry comprises inorganic and/or organic semiconducting materials.

7. Apparatus according to claim 1,

characterized in that the interface areas in one or more thin-film devices are provided integrated in an edge portion of this or these, said edge portions in the latter case registering mutually.

8. Apparatus according to claim 7,

characterized in that the interface area in an edge portion additionally comprises an I/O interface for the respective thin-film device or optionally the apparatus as a whole, and implements functions for data and signal communication with external and/or peripheral devices.

9. Apparatus according to claim 1,

characterized in that the thin-film device or the stacked configuration of such

devices is provided on a substrate which comprises active electronic circuits for implementing additional control, driving and communication functions in the apparatus, each thin-film device being connected with a circuit over a separate interface area which in each case extends vertically through the thin-film devices which are located between a thin-film device in question and the substrate.

10. Apparatus according to claim 9,  
characterized in that the substrate comprises an interface portion which  
extends substantially horizontally in the substrate and parallel to and adjacent  
10 to the thereabove provided thin-film device and which is electrically  
connected with the interface portions in thin-film device or the thin-film  
devices provided above the substrate.

15. Apparatus according to claim 10,  
characterized in that the interface portion further comprises an I/O interface  
for the apparatus as a whole, said I/O interface implementing functions for  
data and signal communication with external and/or peripheral devices.

20. Apparatus according to claim 11,  
characterized in that the substrate is made in a semiconducting material,  
particularly an inorganic single crystal semiconducting material and even  
more particularly such a single crystal semiconducting material of silicon.

13. Apparatus according to claim 12,  
characterized in that the electronic circuits in the substrate are  
realized in CMOS-technology.

25. Apparatus according to claim 10 and claim 13,  
characterized in that electrical connections between the electronic circuits in  
the substrate and its interface portion or over this interface portion to the  
interface areas in the above lying thin-film devices are realized as CMOS-  
compatible metallic interconnections.

30. Apparatus according to claim 1, wherein the apparatus comprises two  
or more thin-film devices, characterized in that the thin-film devices are  
substantially conformal in the plane and provided mutually registering in the  
stacked configuration.

16. Apparatus according to claim 15,  
characterized in that one or more separation layers are provided interfoliated  
between adjacent thin-film devices and implementing either separately or in  
selected combinations respectively an electrical, thermal, optical or  
5 mechanical isolating function or planarizing function, said interface areas in  
the respective thin-film devices in each case being electrically connected  
over vias in a respective separation layer.

17. Apparatus according to claim 1, wherein the apparatus comprises two  
or more thin-film devices, characterized in that the thin-film devices are  
10 provided mutually staggered in the stacked configuration.

18. Apparatus according to claim 17,  
characterized in that one or more separation layers are provided interfoliated  
between adjacent thin-film devices and separately or in selected  
combinations implement respectively an electrical, thermal, optical or  
15 mechanical isolating or a planarizing function, and that separation layers only  
are provided in the overlapping portion of two adjacent thin-film devices, the  
interface areas of the respective thin-film devices being provided above  
exposed surface portions of the thin-film devices in staggered area thereof,  
such that the separation layers between the thin-film devices form an  
20 unbroken layer without vias for electrical connections between the separate  
thin-film devices.

19. Apparatus according to claim 1,  
characterized in that the apparatus is provided on a carrier substrate formed  
of a foil-like material or a rigid material such as silicon, said carrier substrate  
25 in each case being provided adjacent to the lowermost thin-film device in the  
stacked configuration or an optionally provided substrate with electronic  
circuits.

1/8




Fig. 1a




Fig. 1b




Fig. 1c

2/8




Fig. 2a




Fig. 2b

3/8




Fig. 3a




Fig. 3b




Fig. 3c




Fig. 4




Fig. 5a




Fig. 5b




Fig. 6a




Fig. 6b




Fig. 6c




Fig. 7

6/8




Fig. 8a




Fig. 8b

7/8




Fig.9




Fig. 10

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/NO 99/00365

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7: H01L 27/02, G11C 5/00

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: G11C, H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5714768 A (S.R. OVSHINSKY ET AL.), 2 March 1998 (02.03.98), column 3, line 10 - line 15; column 9, line 42 - column 11, line 11	1,5,6,19
Y		2-4,7-11,14, 15
	--	
Y	Appl. Phys. Lett., Volume 68, No 16, April 1996, A. Dodabalapur et al.y, "Hybrid organic/inorganic complementary circuits" page 2246 - page 2248	2,3
	--	
Y	US 5375085 A (B.E. GNADE ET AL.), 20 December 1994 (20.12.94), abstract	4
	--	

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier document but published on or after the international filing date	"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search	Date of mailing of the international search report
26 April 2000	02 -05- 2000
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. +46 8 666 02 86	Authorized officer  Bo Gustavsson/AE Telephone No. +46 8 782 25 00

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/NO 99/00365

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5656548 A (P.M. ZAVRACKY ET AL.), 12 August 1997 (12.08.97), column 11, line 8 - column 12, line 39	1
Y		7-11,14,15
A		12,13
	---	
X	WO 9509438 A1 (KOPIN CORPORATION), 6 April 1995 (06.04.95), page 22, line 5 - page 25, line 8	1
Y		7-11,14,15
A		12,13
	---	
A	JP 63186457 (HITACHI LTD) 1988-08-02 (abstract). (online)(retrieved on 2000-04-26). Retrieved from: EPO PAJ Database.	1,7-11, 14-16,19
	---	
A	US 5383269 A (C. RATHMELL ET AL.), 24 January 1995 (24.01.95), see the whole document	1
	---	
	-----	

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

02/12/99

International application No.

PCT/NO 99/00365

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 5714768 A	02/03/98	AU 7519696 A		15/05/97
		CA 2231377 A		01/05/97
		DE 888618 T		02/06/99
		EP 0888618 A		07/01/99
		WO 9715954 A		01/05/97
US 5375085 A	20/12/94	JP 6204424 A		22/07/94
		US 5487031 A		23/01/96
US 5656548 A	12/08/97	CA 2173123 A		06/04/95
		EP 0721662 A		17/07/96
		JP 9503622 T		08/04/97
		US 5793115 A		11/08/98
		US 5976953 A		02/11/99
		WO 9509438 A		06/04/95
WO 9509438 A1	06/04/95	CA 2173123 A		06/04/95
		EP 0721662 A		17/07/96
		JP 9503622 T		08/04/97
		US 5656548 A		12/08/97
		US 5793115 A		11/08/98
		US 5976953 A		02/11/99
US 5383269 A	24/01/95	NONE		